CEA Tech
PhD position - SystemC Acceleration for multi-physics co-simulation and heterogeneous model complexity
CEA Tech
CEA Tech is building on CEA Leti’s successful track record innovating for industry.
Visit employer page
JOB DETAILS
Published: 5 months ago
Application deadline: Oct 01
Location: Grenoble, France
You need to sign in or create an account to save this job
Please mention that you found this job on Academic Positions when applying.
SHARE THIS JOB

PhD position - SystemC Acceleration for multi-physics co-simulation and heterogeneous model complexity

SL-DRT-17-0315

RESEARCH FIELD

Computer science and software

ABSTRACT

The increase in System-on-Chip (SoC) complexity, driven by the reduction in transistor size, called for a design flow integrating validation as early as possible in the design phases. The SystemC hardware description language, is widespread to model and simulate SoCs in this flow. It provides Virtual Prototypes (VP) that ease the development and validation of hardware/software integration in the earliest design phases.The advent of Internet of Things (IoT) and more generally of autonomous systems requires simulation solution integrating at the same time processing elements but also external actioners and sensors. This calls for SystemC co-simulation with Multiphysics tools. As simulation speed is key to reduce design time and time to market, fast simulation solutions are needed.CEA and Verimag have both developed state-of-the-art solutions for the acceleration of SystemC simulation. These approaches provide significant acceleration (more than one order of magnitude) to parallel models whose computing complexity is homogeneous. However, they fail to provide significant acceleration when heterogeneous model complexity is encountered. Such heterogeneity historically stemmed from various abstraction levels (CABA, TLM). But Multiphysics simulation will also exhibit strong variation in complexity due to the diversity of physical phenomena.This thesis will target the definition of a novel parallel SystemC simulation kernel able to accelerate simulations in the context of Multiphysics co-simulation and heterogeneous complexity. To achieve this, the student will leverage the joint usage of state-of-art solutions. The work will take into account models’ synchronization frequencies so as to maximize their parallelism. The thesis will also target the identification of relevant hardware execution support for every SystemC model types, and use this knowledge to define adaptive scheduling of SystemC threads on heterogeneous computing architecture (CPU/GPU/FPGA).

LOCATION

Département Architectures Conception et Logiciels Embarqués (LIST-LETI)

Laboratoire Calcul Embarqué

Saclay

CONTACT PERSON

SASSOLAS Tanguy

CEA

DRT/DACLE//LCE

CEA Saclay - Nano-INNOVBat. 862 - pc 172F91191 Gif-sur-Yvette cedex

Phone number: 0169080089

Email: tanguy.sassolas@cea.fr

UNIVERSITY / GRADUATE SCHOOL

Grenoble INP

Mathématiques, Sciences et Technologies de l'Information, Informatique (MSTII)

START DATE

Start date on 01-10-2017

THESIS SUPERVISOR

MOY Matthieu

VERIMAG (UMR 5104)

Laboratoire VerimagBatiment IMAG700 avenue CentraleDomaine Universitaire38401 Saint-Martin-d’HèresFRANCE

Phone number: +33 4 57 42 22 34

Email: Matthieu.Moy@grenoble-inp.fr

« The age limit is 26 years for PhD offers and 30 years old for post-doc offers. »

Apply now
You need to sign in or create an account to save this job

APPLY FOR THIS JOB

Personal details
Upload your CV and attachments
The file format must be a .doc, .pdf, or .rtf, and the file cannot exceed 2 MB in size.
The file format must be a .doc, .pdf, or .rtf, and the file cannot exceed 2 MB in size.

By applying for a job listed on Academic Positions you agree to our terms and conditions and privacy policy.

JOBS FROM THIS EMPLOYER (157)

CEA Tech
CEA Tech
Location: Grenoble, France
Post Doc - Design of fully integrated innovative ultrasound transceiver in silicon technologies
PsD-DRT-17-0070 RESEARCH FIELD Electronics and microelectronics - Optoelectronics ABSTRACT PMUT and CMUT technologies pave the way to the design of new ultrasound sensor systems with high density of sensor integration. In conjunction with dedicated...
CEA Tech
CEA Tech
Location: Grenoble, France | Closing on Dec 01
PhD position - Test plan optimization method for reliability assessment of optoelectronic components
SL-DRT-17-1032 RESEARCH FIELD Electronics and microelectronics - Optoelectronics ABSTRACT Increasing progress in features integration (by hybridization, direct bonding, TSV…) leads to more and more complex electronic devices. This complexity has...
CEA Tech
CEA Tech
Location: Grenoble, France | Closing on Oct 01
PhD position - From fault detection to Telecommunications
SL-DRT-17-0720 RESEARCH FIELD Electronics and microelectronics - Optoelectronics ABSTRACT The Reliability and Sensor Integration Laboratory (LFIC) has been interested for many years in the detection of broadband (non-perceptible in low frequency) and low...
CEA Tech
CEA Tech
Location: Grenoble, France | Closing on Oct 01
PhD position - Planar microlens process development for CMOS image sensors
SL-DRT-17-1019 RESEARCH FIELD Optics - Laser optics - Applied optics ABSTRACT Image sensors embedded in smartphones and other mobile devices are now part of our daily lives. The image quality has largely increased thanks to the significant progress on...